Category Archives: Programmable Logic

Breadboard power solution and the start of FPGA dev board version 2

When working with solderless breadboard, one of the concerns is how to power it. Ideally I would have a nice bench PSU but, being cheap, I makedo without one. In the past I have stumbled around with various solutions, including using the power pins on a USB serial breakout board, using an AVR programmer header just for the purpose of… Read more »

FPGA woes

      No Comments on FPGA woes

This blog post is a bit unusual because all I’m able to write about are problems. In short I made up my FLEX6000 dev board but could not get it to function. Here it is in all of its glory: As you can see, I didn’t bother to fully populate it. The route cause of the problem, I suspect, is… Read more »

FPGA preliminaries

      2 Comments on FPGA preliminaries

This last few months has been a bit “scrappy” on the projects front. I’ve not made as much progress as I’d hoped but have started down several different fronts and have done a fair amount of reading. To learn about implementing a DMA controller, I initially started working on a new 6809 computer core on breadboard. In the end I… Read more »

Design for a real Single Board Computer

      No Comments on Design for a real Single Board Computer

Though the previous PCB design was a vaguely useable computer, it required devices attached to an expansion port to be even moderately useful. A real Single Board Computer should be useful with just the single board. Combining a serial interface with an IDE interface should make the single PCB a computer in its own right, albeit one that only has… Read more »

A dissasembler and thoughts on a new core computer

First though, the integration of the seven segment display with the 6809 circuit. This turned out to be easier then expected. I added a bus driver component which replaces the counter to drive the mux, and in turn is driven (and drives) the databus. It also uses the read/write line and chip select control lines. The code for the bus driver is… Read more »

An 8 bit counter with 7-segment display implemented on a CPLD using VHDL

It looks like my problems with the counter were down to the 555 timer.  Replacing the crufty old 555 with an Atmel ATMega8 generating the clock signal caused the counter to start working properly. Here is the ABEL code: MODULE counter // Defined inputs CLOCK                pin 1;RESET                pin 2; // Defined outputs Q3..Q0       … Read more »